aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/google/dedede/romstage.c
diff options
context:
space:
mode:
authorMeera Ravindranath <meera.ravindranath@intel.com>2020-02-26 23:03:47 +0530
committerFurquan Shaikh <furquan@google.com>2020-03-03 07:41:12 +0000
commit872fced41dde0b7d168900a61b916682c5cf7b46 (patch)
tree552296f32328201e5f0c4f09089faab9ca965cb0 /src/mainboard/google/dedede/romstage.c
parentce622389983f941f5b86907c41c9c843fadccce0 (diff)
mb/google/dedede: Add memory initialization support for dedede
Update memory parameters based on memory type supported by dedede 1. Update dq/dqs mappings 2. Update spd data for Micron Memory 3. Add SPD data binary files for supported memory types 4. Update other FSPM UPDs as part of memory initialization BUG=none BRANCH=none TEST=Build dedede, flash and boot to kernel. Change-Id: I7248861efd1ecd5a0df0e17d39a44c168cab200e Signed-off-by: Meera Ravindranath <meera.ravindranath@intel.com> Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/39136 Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Ronak Kanabar <ronak.kanabar@intel.com> Reviewed-by: V Sowmya <v.sowmya@intel.com> Reviewed-by: Maulik V Vaghela <maulik.v.vaghela@intel.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/dedede/romstage.c')
-rw-r--r--src/mainboard/google/dedede/romstage.c12
1 files changed, 10 insertions, 2 deletions
diff --git a/src/mainboard/google/dedede/romstage.c b/src/mainboard/google/dedede/romstage.c
index bba6e1a320..8f4756b5df 100644
--- a/src/mainboard/google/dedede/romstage.c
+++ b/src/mainboard/google/dedede/romstage.c
@@ -6,10 +6,18 @@
* SPDX-License-Identifier: GPL-2.0-or-later
*/
-#include <fsp/api.h>
+#include <baseboard/variants.h>
+#include <soc/meminit_jsl.h>
#include <soc/romstage.h>
void mainboard_memory_init_params(FSPM_UPD *memupd)
{
- /* ToDo : Fill FSP-M memory params */
+ const struct mb_cfg *board_cfg = variant_memcfg_config();
+ const struct spd_info spd_info = {
+ .read_type = READ_SPD_CBFS,
+ .spd_spec.spd_index = variant_memory_sku(),
+ };
+ /* TODO: Read the resistor strap to get number of memory segments. */
+ bool half_populated = 0;
+ memcfg_init(&memupd->FspmConfig, board_cfg, &spd_info, half_populated);
}