summaryrefslogtreecommitdiff
path: root/src/mainboard/google/dedede/Makefile.mk
diff options
context:
space:
mode:
authorRobert Chen <robert.chen@quanta.corp-partner.google.com>2024-11-05 21:00:20 -0500
committerKarthik Ramasubramanian <kramasub@google.com>2024-11-08 01:03:02 +0000
commit8d3f419cbc345884aedd7a2f9c1b5bcf378dcefd (patch)
tree4def03c3fd8ab586a9b0c670e2cedff21b40ac23 /src/mainboard/google/dedede/Makefile.mk
parent0714d5cc8a6c7a8bad4f0a3e605e3a576f32502e (diff)
mb/google/dedede/var/drawcia: Enable LTR mechanism for PCIe root port 8
Realtek AX generation IC utilizes LTR-issued latency requests to optimize WiFi latency and power consumption, it requires host enabling LTR to meet the design requirement. We enabled the host's LTR by enabling PCIe root port 8, which met resltek's technical requirements. BUG=b:377400590 TEST=Tested on Drawman with RTL8852BE Use command $ lspci -vv, LTR+ is listed on DevCtl2 BRANCH=firmware-dedede-13606.B Signed-off-by: Robert Chen <robert.chen@quanta.corp-partner.google.com> Change-Id: I093951f71e971fe83d61d9fcda8bf16cc5f82ffe Reviewed-on: https://review.coreboot.org/c/coreboot/+/85011 Reviewed-by: Karthik Ramasubramanian <kramasub@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/dedede/Makefile.mk')
0 files changed, 0 insertions, 0 deletions