aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/google/cyan/abuild.disabled
diff options
context:
space:
mode:
authorLee Leahy <leroy.p.leahy@intel.com>2015-05-11 17:24:31 -0700
committerLeroy P Leahy <leroy.p.leahy@intel.com>2015-07-17 20:24:33 +0200
commit89b5fbd534fcd1ceab065d293c5a80cdec756675 (patch)
tree7f597f6092dfbc31552773b76a2d6c80987adc56 /src/mainboard/google/cyan/abuild.disabled
parentc42104189bfe3a192c5f1e4b761d7789abee95b3 (diff)
mainboard/google: Add Braswell based Cyan board
Add initial files for the cyan board. Matches chromium tree at 927026db This board uses the Braswell FSP 1.1 image and does not build without the FspUpdVpd.h file. BRANCH=none BUG=None Test=Build and run on cyan Change-Id: I935839be033c25e197e78fbee306104b4162a99a Signed-off-by: Lee Leahy <leroy.p.leahy@intel.com> Reviewed-on: http://review.coreboot.org/10182 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/mainboard/google/cyan/abuild.disabled')
-rw-r--r--src/mainboard/google/cyan/abuild.disabled2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/mainboard/google/cyan/abuild.disabled b/src/mainboard/google/cyan/abuild.disabled
new file mode 100644
index 0000000000..025ebea724
--- /dev/null
+++ b/src/mainboard/google/cyan/abuild.disabled
@@ -0,0 +1,2 @@
+Successful builds for this board require the Braswell FSP binary and header
+files along with the Braswell microcode files from Intel.