summaryrefslogtreecommitdiff
path: root/src/mainboard/google/cherry/chromeos.c
diff options
context:
space:
mode:
authorSubrata Banik <subratabanik@google.com>2022-02-18 00:44:15 +0530
committerFelix Held <felix-coreboot@felixheld.de>2022-03-29 13:56:04 +0000
commitaf27ac26b34216f4a188ee1738825177d469cf48 (patch)
treecf6f519b0f7379aaa6b6b058d400d951496b9c1e /src/mainboard/google/cherry/chromeos.c
parentd58580e0032f855b290815ed412a9d77c66f759e (diff)
soc/intel: Move `pmc_clear_pmcon_sts()` into IA common code
This patch moves `pmc_clear_pmcon_sts` function into common code and remove SoC specific instances. Accessing PMC GEN_PMCON_A register differs between different Intel chipsets. Typically, there are two possible ways to perform GEN_PMCON_A register programming (like `pmc_clear_pmcon_sts()`) as: 1. Using PCI configuration space when GEN_PMCON_A is a PCI configuration register. 2. Using MMIO access when GEN_PMCON_A is a memory mapped register. SoC users to select `SOC_INTEL_MEM_MAPPED_PM_CONFIGURATION` Kconfig to perform GEN_PMCON_A register programming using PMC MMIO. BUG=b:211954778 TEST=Able to build brya. Signed-off-by: Subrata Banik <subratabanik@google.com> Change-Id: I8d15f421c128630f928a1b6a7e2840056d68d7b1 Reviewed-on: https://review.coreboot.org/c/coreboot/+/62064 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Jeff Daly <jeffd@silicom-usa.com> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-by: Lean Sheng Tan <sheng.tan@9elements.com>
Diffstat (limited to 'src/mainboard/google/cherry/chromeos.c')
0 files changed, 0 insertions, 0 deletions