summaryrefslogtreecommitdiff
path: root/src/mainboard/gizmosphere
diff options
context:
space:
mode:
authorEdward O'Callaghan <eocallaghan@alterapraxis.com>2014-05-06 23:53:09 +1000
committerKyösti Mälkki <kyosti.malkki@gmail.com>2014-05-13 10:03:38 +0200
commite61dd0f7a2be83ce5ba87d74f7384111576ffd49 (patch)
treea9f2c51500bbd8702cf039c8e620653d25c4b4d8 /src/mainboard/gizmosphere
parent216a619a74d61f66e3d3e1d668028d11a8868b4d (diff)
southbridge/amd/sb?00/lpc.c: Move i8254/i8259 down in southbridge
We should configure i8254/i8259 down in to the southbridge rather than romstage of every AGESA/CIMx board much like Intel boards do. Change-Id: Id7c4f0baa0819d52aef9b0ee03c20d0fa16b9352 Signed-off-by: Edward O'Callaghan <eocallaghan@alterapraxis.com> Reviewed-on: http://review.coreboot.org/5669 Tested-by: build bot (Jenkins) Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Diffstat (limited to 'src/mainboard/gizmosphere')
-rwxr-xr-xsrc/mainboard/gizmosphere/gizmo/romstage.c10
1 files changed, 0 insertions, 10 deletions
diff --git a/src/mainboard/gizmosphere/gizmo/romstage.c b/src/mainboard/gizmosphere/gizmo/romstage.c
index f639d1f56c..11ae6239b3 100755
--- a/src/mainboard/gizmosphere/gizmo/romstage.c
+++ b/src/mainboard/gizmosphere/gizmo/romstage.c
@@ -33,8 +33,6 @@
#include "cpu/amd/car.h"
#include "agesawrapper.h"
#include "cpu/x86/bist.h"
-#include "drivers/pc80/i8254.c"
-#include "drivers/pc80/i8259.c"
#include <cpu/x86/cache.h>
#include <sb_cimx.h>
#include "SBPLATFORM.h"
@@ -178,14 +176,6 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
}
#endif
- /* Initialize i8259 pic */
- post_code(0x43);
- setup_i8259 ();
-
- /* Initialize i8254 timers */
- post_code(0x44);
- setup_i8254 ();
-
post_code(0x50);
copy_and_run();
printk(BIOS_ERR, "Error: copy_and_run() returned!\n");