aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/getac/p470/acpi/platform.asl
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2020-09-20 11:57:14 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-11-04 09:41:17 +0000
commite28133a9948df5f98007219d54d1afa478318d56 (patch)
tree6ae5fcfb15c770803831b5faaa6711bce1e78b84 /src/mainboard/getac/p470/acpi/platform.asl
parent50a44350ee5e0f3b34869a0b6804425efb2a906d (diff)
mb/getac/p470/acpi: Convert to ASL 2.0 syntax
Generated 'build/dsdt.dsl' are identical. Change-Id: Ifed93f4b0c360ec74f28926fb7cc9774ae03b8a6 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/45555 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/mainboard/getac/p470/acpi/platform.asl')
-rw-r--r--src/mainboard/getac/p470/acpi/platform.asl42
1 files changed, 21 insertions, 21 deletions
diff --git a/src/mainboard/getac/p470/acpi/platform.asl b/src/mainboard/getac/p470/acpi/platform.asl
index 98cecbc587..b9835d1f87 100644
--- a/src/mainboard/getac/p470/acpi/platform.asl
+++ b/src/mainboard/getac/p470/acpi/platform.asl
@@ -9,23 +9,23 @@ Method(_PTS,1)
TRAP(0xed)
Sleep(1000)
- Store(0, \_SB.ACFG)
+ \_SB.ACFG = 0
// Are we going to S4?
- If (Lequal(Arg0, 4)) {
+ If (Arg0 == 4) {
TRAP(0xe7)
TRAP(0xea)
}
// Are we going to S5?
- If (Lequal(Arg0, 5)) {
+ If (Arg0 == 5) {
TRAP(0xde)
}
// The 2.6.12.5 ACPI engine seems to optimize the
- // If(LEqual(Arg0, 5)) path away. This keeps it from doing so:
+ // If(Arg0 == 5) path away. This keeps it from doing so:
TRAP(Arg0)
- Store(Arg0, DBG0)
+ DBG0 = Arg0
// End of ugly OS bug workaround
}
@@ -34,12 +34,12 @@ Method(_PTS,1)
Method(_WAK,1)
{
// Enable GPS
- Store (1, GP11) // GPSE
+ GP11 = 1 // GPSE
// Wake from S3 or S4?
- If (LOr(LEqual(Arg0, 3), LEqual(Arg0, 4))) {
- If (And(CFGD, 0x01000000)) {
- If (LAnd(And(CFGD, 0xf0), LEqual(OSYS, 2001))) {
+ If ((Arg0 == 0x03) || (Arg0 == 0x04)) {
+ If (CFGD & 0x01000000) {
+ If ((CFGD & 0xF0) && (OSYS == 2001)) {
TRAP(0x3d)
}
}
@@ -48,26 +48,26 @@ Method(_WAK,1)
// Notify PCI Express slots in case a card
// was inserted while a sleep state was active.
- If (LEqual(RP1D, 0)) {
+ If (RP1D == 0) {
Notify(\_SB.PCI0.RP01, 0)
}
- If (LEqual(RP3D, 0)) {
+ If (RP3D == 0) {
Notify(\_SB.PCI0.RP03, 0)
}
- If (LEqual(RP4D, 0)) {
+ If (RP4D == 0) {
Notify(\_SB.PCI0.RP04, 0)
}
// Are we coming from S3?
- If (LEqual(Arg0, 3)) {
+ If (Arg0 == 3) {
TRAP(0xeb)
TRAP(0x46)
}
// Are we coming from S4?
- If (LEqual(Arg0, 4)) {
+ If (Arg0 == 4) {
Notify(SLPB, 0x02)
If (DTSE) {
TRAP(0x47)
@@ -75,16 +75,16 @@ Method(_WAK,1)
}
// Windows XP SP2 P-State restore
- If (LAnd(LEqual(OSYS, 2002), And(CFGD, 1))) {
- If (LGreater(\_SB.CP00._PPC, 0)) {
- Subtract(\_SB.CP00._PPC, 1, \_SB.CP00._PPC)
+ If ((OSYS == 2002) && (CFGD & 0x01)) {
+ If (\_SB.CP00._PPC > 0) {
+ \_SB.CP00._PPC -= 1
PNOT()
- Add(\_SB.CP00._PPC, 1, \_SB.CP00._PPC)
+ \_SB.CP00._PPC += 1
PNOT()
} Else {
- Add(\_SB.CP00._PPC, 1, \_SB.CP00._PPC)
+ \_SB.CP00._PPC += 1
PNOT()
- Subtract(\_SB.CP00._PPC, 1, \_SB.CP00._PPC)
+ \_SB.CP00._PPC -= 1
PNOT()
}
}
@@ -118,7 +118,7 @@ Scope(\_SB)
* running: Windows XP SP1 needs to have C-State coordination
* enabled in SMM.
*/
- If (LAnd(LEqual(OSYS, 2001), MPEN)) {
+ If ((OSYS == 2001) && MPEN) {
TRAP(0x3d)
}