summaryrefslogtreecommitdiff
path: root/src/mainboard/emulation/spike-riscv
diff options
context:
space:
mode:
authorNick Vaccaro <nvaccaro@chromium.org>2017-12-20 16:45:47 -0800
committerStefan Reinauer <stefan.reinauer@coreboot.org>2018-01-11 01:10:01 +0000
commit6603c01dd3652295c576725c57f0039573bad204 (patch)
tree891e79169083cf71a4b253d2a79478ab67868f74 /src/mainboard/emulation/spike-riscv
parenta9569cea61d4491ba874c4c63ea57e8714f15b97 (diff)
mainboard/google/zoombini: add gpio init to ramstage
-add initialization of gpio table to mainboard_silicon_init_params() -fix input parameter type for mainboard_silicon_init_params() for FSP2_0. BUG=b:69011806 BRANCH=chromeos-2016.05 TEST=none Change-Id: If8cba786a127a8704eb240380841362e3eb06552 Signed-off-by: Nick Vaccaro <nvaccaro@chromium.org> Reviewed-on: https://review.coreboot.org/23194 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/mainboard/emulation/spike-riscv')
0 files changed, 0 insertions, 0 deletions