summaryrefslogtreecommitdiff
path: root/src/mainboard/ecs
diff options
context:
space:
mode:
authorMarc Jones <marc.jones@se-eng.com>2015-09-24 21:38:26 -0600
committerMartin Roth <martinroth@google.com>2015-11-10 00:19:01 +0100
commit2d72345f80266555aa3c358d0b7bcda083687b5c (patch)
treef7245fe14d4ba498e31ebcd7fb038fb54e91228a /src/mainboard/ecs
parentcb492da9134c911502905cf9ec705c54992c9df9 (diff)
cpu/intel: Add socket BGA1284
Add an additional Sandy(Ivy)bridge processor socket. Change-Id: I7eff7183d0c003e61fdda5350579f4d3dec7504d Signed-off-by: Marc Jones <marc.jones@se-eng.com> Reviewed-on: http://review.coreboot.org/12168 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org> Reviewed-by: York Yang <york.yang@intel.com>
Diffstat (limited to 'src/mainboard/ecs')
0 files changed, 0 insertions, 0 deletions