aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/eaglelion
diff options
context:
space:
mode:
authorUwe Hermann <uwe@hermann-uwe.de>2006-10-24 23:00:42 +0000
committerUwe Hermann <uwe@hermann-uwe.de>2006-10-24 23:00:42 +0000
commitd86417bfa379de85ba7a52ba626bbdfbed389438 (patch)
tree81ba50b7be89a1349a721d69ec13a8bc579aa30b /src/mainboard/eaglelion
parentf327e655ce3bb6f9569b57d7a5ab28a9eab18ca2 (diff)
Change all occurences of NSC to nsc in the code. The next commit
will then rename the src/superio/NSC directory to src/superio/nsc. Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Stefan Reinauer <stepan@coresystems.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2472 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/mainboard/eaglelion')
-rw-r--r--src/mainboard/eaglelion/5bcm/Config.lb2
-rw-r--r--src/mainboard/eaglelion/5bcm/auto.c2
2 files changed, 2 insertions, 2 deletions
diff --git a/src/mainboard/eaglelion/5bcm/Config.lb b/src/mainboard/eaglelion/5bcm/Config.lb
index c86b0c389c..364c7e7804 100644
--- a/src/mainboard/eaglelion/5bcm/Config.lb
+++ b/src/mainboard/eaglelion/5bcm/Config.lb
@@ -130,7 +130,7 @@ chip northbridge/amd/gx1
device pci 0.0 on end
chip southbridge/amd/cs5530
device pci 12.0 on
- chip superio/NSC/pc97317
+ chip superio/nsc/pc97317
device pnp 2e.0 on # Keyboard
io 0x60 = 0x60
io 0x62 = 0x64
diff --git a/src/mainboard/eaglelion/5bcm/auto.c b/src/mainboard/eaglelion/5bcm/auto.c
index cefa559ffe..9c08077388 100644
--- a/src/mainboard/eaglelion/5bcm/auto.c
+++ b/src/mainboard/eaglelion/5bcm/auto.c
@@ -10,7 +10,7 @@
#include "arch/i386/lib/console.c"
#include "ram/ramtest.c"
//#include "southbridge/intel/i440bx/i440bx_early_smbus.c"
-#include "superio/NSC/pc97317/pc97317_early_serial.c"
+#include "superio/nsc/pc97317/pc97317_early_serial.c"
//#include "northbridge/intel/i440bx/raminit.h"
#include "cpu/x86/bist.h"