summaryrefslogtreecommitdiff
path: root/src/mainboard/cwwk/adl/Makefile.mk
diff options
context:
space:
mode:
authorBrandon Weeks <me@brandonweeks.com>2024-01-09 13:29:19 -0800
committerFelix Held <felix-coreboot@felixheld.de>2024-05-23 12:36:46 +0000
commitc8b379bb7928a0e9c1e2dc42217e807c46a009e8 (patch)
tree52ec838120a3382c7f51b1ab43fc2c2c986d6fb7 /src/mainboard/cwwk/adl/Makefile.mk
parent57e36a3320837729b6b20b0c4e44572898d0860f (diff)
mb/cwwk: Add CWWK CW-ADL-4L-V1.0 board
This board is the CWWK variant based upon Alder Lake with 4 2.5 GbE ports, similar boards are available in other port configurations. As a low cost, relatively high performance board with 4 NICs, it is well suited for networking or 'homelab' tasks. CPU: Intel N100 or N350 Memory: DDR5-4800 SODIMM (max 16 GB) NIC: 4x Intel I226-V 2.5 GbE Expansion: - M.2 2230 E key - M.2 2280 M key - USB 2.0 header - Fan header External ports: - DC power - 4x Ethernet - Display Port - HDMI - 4x USB 2.0 - Micro SD Working: - Boots Debian 12 with SeaBIOS and EDK II payloads - Serial port - External USB ports - DisplayPort / HDMI - 4x Intel I226 2.5 GbE NICs - M.2 ports - Micro SD slot - ACPI S3 Not working / not tested: - Fan (ITE IT8613E) - Audio - S0ix - Internal USB ports VBT extracted from vendor UEFI firmware version ADLN 0.01 x64 (04/04/2023 11:42:38). Change-Id: Ice9174d95c10afc6a22ddd15fb3be4fa38d329be Signed-off-by: Brandon Weeks <me@brandonweeks.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/81595 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/mainboard/cwwk/adl/Makefile.mk')
-rw-r--r--src/mainboard/cwwk/adl/Makefile.mk7
1 files changed, 7 insertions, 0 deletions
diff --git a/src/mainboard/cwwk/adl/Makefile.mk b/src/mainboard/cwwk/adl/Makefile.mk
new file mode 100644
index 0000000000..89eb072db2
--- /dev/null
+++ b/src/mainboard/cwwk/adl/Makefile.mk
@@ -0,0 +1,7 @@
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+
+bootblock-y += bootblock.c
+
+romstage-y += romstage_fsp_params.c
+
+ramstage-y += mainboard.c