summaryrefslogtreecommitdiff
path: root/src/mainboard/asus
diff options
context:
space:
mode:
authorRudolf Marek <r.marek@assembler.cz>2012-09-11 15:40:05 +0200
committerPatrick Georgi <patrick@georgi-clan.de>2012-09-12 13:19:51 +0200
commit01a42ba25483809726ad29baecddad9bc429504d (patch)
tree57448b9af305b4d92a98b0148fa62bd917d84450 /src/mainboard/asus
parent645f2dd5d97ffbaa80da7fbd776a08a76eb758e3 (diff)
Fix VT8237S USB IRQ routing
The M2V-MX SE DSDT has been a copy from Asus A8V-E SE, which has VT8237R. But the stuble change in USB interrupt routing went undetected, although I had some USB troubles on the FOSDEM with low speed devices. Change-Id: Ie724df440e0963f6955b3de57e4687f3ddc7f6ef Signed-off-by: Rudolf Marek <r.marek@assembler.cz> Reviewed-on: http://review.coreboot.org/1505 Tested-by: build bot (Jenkins) Reviewed-by: Marc Jones <marcj303@gmail.com>
Diffstat (limited to 'src/mainboard/asus')
-rw-r--r--src/mainboard/asus/m2v-mx_se/dsdt.asl6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/mainboard/asus/m2v-mx_se/dsdt.asl b/src/mainboard/asus/m2v-mx_se/dsdt.asl
index 5777bd9eb8..367c20ae71 100644
--- a/src/mainboard/asus/m2v-mx_se/dsdt.asl
+++ b/src/mainboard/asus/m2v-mx_se/dsdt.asl
@@ -102,10 +102,10 @@ DefinitionBlock ("DSDT.aml", "DSDT", 1, "CORE ", "COREBOOT", 1)
Name (_PRT, Package () {
Package (0x04) { 0x000FFFFF, 0x01, 0x00, 0x15 }, /* 0xf SATA IRQ 21 */
Package (0x04) { 0x000FFFFF, 0x00, 0x00, 0x14 }, /* 0xf Native IDE IRQ 20 */
- Package (0x04) { 0x0010FFFF, 0x00, 0x00, 0x15 }, /* USB routing */
- Package (0x04) { 0x0010FFFF, 0x01, 0x00, 0x15 },
+ Package (0x04) { 0x0010FFFF, 0x00, 0x00, 0x14 }, /* USB routing */
+ Package (0x04) { 0x0010FFFF, 0x01, 0x00, 0x16 },
Package (0x04) { 0x0010FFFF, 0x02, 0x00, 0x15 },
- Package (0x04) { 0x0010FFFF, 0x03, 0x00, 0x15 },
+ Package (0x04) { 0x0010FFFF, 0x03, 0x00, 0x17 },
Package (0x04) { 0x0012FFFF, 0x00, 0x00, 0x17 }, /* LAN */
Package (0x04) { 0x0013FFFF, 0x00, 0x00, 0x14 }, /* PCIe bridge SB */
Package (0x04) { 0x0013FFFF, 0x02, 0x00, 0x16 }, /* PCIe bridge SB */