summaryrefslogtreecommitdiff
path: root/src/mainboard/asus/m4a78-em/dsdt.asl
diff options
context:
space:
mode:
authorJagadish Krishnamoorthy <jagadish.krishnamoorthy@intel.com>2015-07-09 00:32:32 -0700
committerStefan Reinauer <stefan.reinauer@coreboot.org>2015-07-21 03:15:07 +0200
commit98d62f20276a79eac1c89988ecaf20ecc0c850f8 (patch)
tree55187fc840508f942f58d20587c70a2825f05e21 /src/mainboard/asus/m4a78-em/dsdt.asl
parent406effd59075cab212c5bf9c1a12759c8fad50a4 (diff)
braswell: clean up \_PR entries
All \_PR entries needs to be changed from CPU# to CP## so that it can support more cores. BRANCH=none BUG=chrome-os-partner:38734 TEST=build and boot cyan/strago boards. Change-Id: I80a79ec8edbce46826140470645b7532ae361f91 Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: ca269a7ffcd2ef16fcef93851e68c2d91104e3e1 Original-Change-Id: I48e73742dc3b11ee6e96f70bcd2d10d01609ad7c Original-Signed-off-by: Jagadish Krishnamoorthy <jagadish.krishnamoorthy@intel.com> Original-Reviewed-on: https://chromium-review.googlesource.com/285700 Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: http://review.coreboot.org/10991 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/mainboard/asus/m4a78-em/dsdt.asl')
0 files changed, 0 insertions, 0 deletions