diff options
author | Paul Menzel <paulepanter@users.sourceforge.net> | 2013-03-06 18:42:02 +0100 |
---|---|---|
committer | Ronald G. Minnich <rminnich@gmail.com> | 2013-03-06 22:54:52 +0100 |
commit | a4b802ce866a1f3397f0e93e530bf77e253f60ee (patch) | |
tree | 44c75ac882fb1495a6e2159be949d3deaf7dd27e /src/mainboard/asrock/e350m1 | |
parent | 31dc0acd9b8c3e5d30aa4e64ab1f24fac84bac1a (diff) |
ASRock E350M1: mainboard.c: Add declarations for `set_pcie_{,de}reset`
Since the merg of the ASRock E350M1 port (a649a96e) the compiler
warns about the following [1].
mainboard.c:35, GNU Compiler 4 (gcc), Priorität: Normal
no previous prototype for 'set_pcie_reset' [-Wmissing-prototypes]
mainboard.c:43, GNU Compiler 4 (gcc), Priorität: Normal
no previous prototype for 'set_pcie_dereset' [-Wmissing-prototypes]
Adding the function prototypes to the beginning of the file as
done in commit »Persimmon updates for AMD F14 rev C0« (d7a696d0)
addresses the warning.
[1] http://qa.coreboot.org/job/coreboot-gerrit/4975/warnings13Result/package.-139448264/file.-1544928473/
[2] http://review.coreboot.org/137
Change-Id: Iad2e62ec37c3a2f749a264974b61ac7c226e9b83
Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-on: http://review.coreboot.org/2590
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
Diffstat (limited to 'src/mainboard/asrock/e350m1')
-rw-r--r-- | src/mainboard/asrock/e350m1/mainboard.c | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/src/mainboard/asrock/e350m1/mainboard.c b/src/mainboard/asrock/e350m1/mainboard.c index bbfdd7c3c2..971b1915e7 100644 --- a/src/mainboard/asrock/e350m1/mainboard.c +++ b/src/mainboard/asrock/e350m1/mainboard.c @@ -27,6 +27,8 @@ //#include <southbridge/amd/sb800/sb800.h> //#define SMBUS_IO_BASE 0x6000 +void set_pcie_reset(void); +void set_pcie_dereset(void); /** * TODO |