summaryrefslogtreecommitdiff
path: root/src/mainboard/aopen/dxplplusu/devicetree.cb
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2019-12-19 06:45:56 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2022-11-11 12:42:34 +0000
commit458751c2d5b5ebfdaa4397be44b2ac6a7fd9c8dc (patch)
tree48377137abfcf0b7760497e442e27ca9373499d9 /src/mainboard/aopen/dxplplusu/devicetree.cb
parenta83c502d5a0a889b9ccd9ed053bad5b3060a4314 (diff)
aopen/dxplplusu: Add early GPIO settings
Required for 2nd COM port to work. Change-Id: Ib211e9c4b487fadec3d3487f9d745f44d8ca4579 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/52815 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/mainboard/aopen/dxplplusu/devicetree.cb')
-rw-r--r--src/mainboard/aopen/dxplplusu/devicetree.cb2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/aopen/dxplplusu/devicetree.cb b/src/mainboard/aopen/dxplplusu/devicetree.cb
index 4f3102d328..2dfa03d873 100644
--- a/src/mainboard/aopen/dxplplusu/devicetree.cb
+++ b/src/mainboard/aopen/dxplplusu/devicetree.cb
@@ -41,7 +41,7 @@ chip northbridge/intel/e7505
io 0x60 = 0x3f8
irq 0x70 = 4
end
- device pnp 2e.5 off # Com2
+ device pnp 2e.5 on # Com2
io 0x60 = 0x2f8
irq 0x70 = 3
end