summaryrefslogtreecommitdiff
path: root/src/mainboard/amd
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2022-03-24 00:09:14 +0100
committerArthur Heymans <arthur@aheymans.xyz>2022-05-11 06:01:59 +0000
commita74504b729eb52e898487e9f124ed054e88f7927 (patch)
tree244e504d4472ebb35d174a3c99a55884a4298f3e /src/mainboard/amd
parente2ffcc6068cb278689fc656742fa61a38ebe9fe4 (diff)
mb/*/bootblock.c: Fix set but unused variable over inb loop
Change-Id: Iba80c4a5960c6fb59f542b33e8e769576ccfed59 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/63060 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Patrick Rudolph <siro@das-labor.org>
Diffstat (limited to 'src/mainboard/amd')
-rw-r--r--src/mainboard/amd/olivehill/bootblock.c3
1 files changed, 1 insertions, 2 deletions
diff --git a/src/mainboard/amd/olivehill/bootblock.c b/src/mainboard/amd/olivehill/bootblock.c
index efdf57d1c2..319914fe7b 100644
--- a/src/mainboard/amd/olivehill/bootblock.c
+++ b/src/mainboard/amd/olivehill/bootblock.c
@@ -7,12 +7,11 @@
void bootblock_mainboard_early_init(void)
{
int i;
- u32 val;
/* Disable PCI-PCI bridge and release GPIO32/33 for other uses. */
pm_write8(0xea, 0x1);
/* On Larne, after LpcClkDrvSth is set, it needs some time to be stable, because of the buffer ICS551M */
for (i = 0; i < 200000; i++)
- val = inb(0xcd6);
+ inb(0xcd6);
}