summaryrefslogtreecommitdiff
path: root/src/mainboard/amd
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2022-10-12 19:07:15 +0200
committerFelix Held <felix-coreboot@felixheld.de>2022-10-13 23:59:15 +0000
commita5f11ebdd70eb4d05a309c02eebebd342897acea (patch)
tree922dfe5adade8737582a8c69c87b9487de28ed45 /src/mainboard/amd
parentb68e22409d8e22e097193bd26cb31213c7030db7 (diff)
mb/amd,google/*/devicetree: drop CPU cluster device for Stoneyridge
Since commit 60e9114c6210 ("include/device: ensure valid link/bus is passed to mp_cpu_bus_init"), no dummy LAPIC device is required under the CPU cluster device. Since the CPU cluster device is already present in the Stoneyridge chipset devicetree, drop the whole CPU cluster part from the mainboard's devicetrees. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: I8918c14be25ac9756926a9c6a2806a3dceced42a Reviewed-on: https://review.coreboot.org/c/coreboot/+/68317 Reviewed-by: Matt DeVillier <matt.devillier@amd.corp-partner.google.com> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/amd')
-rw-r--r--src/mainboard/amd/gardenia/devicetree.cb3
-rw-r--r--src/mainboard/amd/padmelon/devicetree.cb4
2 files changed, 0 insertions, 7 deletions
diff --git a/src/mainboard/amd/gardenia/devicetree.cb b/src/mainboard/amd/gardenia/devicetree.cb
index bb90ed43e2..23b1377f73 100644
--- a/src/mainboard/amd/gardenia/devicetree.cb
+++ b/src/mainboard/amd/gardenia/devicetree.cb
@@ -7,9 +7,6 @@ chip soc/amd/stoneyridge
{ {0xA2, 0x00} }, // socket 0 - Channel 0, slots 0 & 1
}"
- device cpu_cluster 0 on
- device lapic 10 on end
- end
device domain 0 on
subsystemid 0x1022 0x1410 inherit
device pci 0.0 on end # Root Complex
diff --git a/src/mainboard/amd/padmelon/devicetree.cb b/src/mainboard/amd/padmelon/devicetree.cb
index 9b3ddd7649..d1f35962b9 100644
--- a/src/mainboard/amd/padmelon/devicetree.cb
+++ b/src/mainboard/amd/padmelon/devicetree.cb
@@ -3,10 +3,6 @@
chip soc/amd/stoneyridge
register "uma_mode" = "UMAMODE_AUTO_LEGACY"
- device cpu_cluster 0 on
- device lapic 10 on end
- end
-
device domain 0 on
subsystemid 0x1022 0x1410 inherit
device pci 0.0 on end # Root Complex