aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/amd/south_station/devicetree.cb
diff options
context:
space:
mode:
authorRonald G. Minnich <rminnich@gmail.com>2013-03-07 15:23:45 -0800
committerRonald G. Minnich <rminnich@gmail.com>2013-03-08 22:03:37 +0100
commitb21eaa74a656fa33f943f76ea0c53ca8374760f6 (patch)
tree0271598a31c34c9c36f236fef4760b3932380c08 /src/mainboard/amd/south_station/devicetree.cb
parentc2f2bd0a6d00a7f8df4005f148f67373db6d26d6 (diff)
ARMV7 and Google/Snow: Add exception support code to the ramstage
This is previously used exception code from libpayload. On startup it installs and then tests an exception handler. The test is an unaligned memory operation. Yes, we've seen what might be exceptions in the ramstage, and it makes sense to handle them. This code is identical in structure and operation to the previously committed payload exception handler, though we reserve the right to change it as circumstances require. The remaining question is whether we need it in romstage. Change-Id: I24484686c33c9757af8ba171ebae9773828fb69d Signed-off-by: Gabe Black <gabeblack@google.com> Signed-off-by: Ronald G. Minnich <rminnich@gmail.com> Reviewed-on: http://review.coreboot.org/2614 Tested-by: build bot (Jenkins) Reviewed-by: David Hendricks <dhendrix@chromium.org>
Diffstat (limited to 'src/mainboard/amd/south_station/devicetree.cb')
0 files changed, 0 insertions, 0 deletions