summaryrefslogtreecommitdiff
path: root/src/mainboard/amd/serenade/failover.c
diff options
context:
space:
mode:
authorJason Schildt <jschildt@gmail.com>2005-10-25 21:46:09 +0000
committerJason Schildt <jschildt@gmail.com>2005-10-25 21:46:09 +0000
commitf274d94360a8b5e80b688f5005a8e4a1da8bfe5f (patch)
treeac6d87740b1c665d5ed0545e9de152a84d5c0da2 /src/mainboard/amd/serenade/failover.c
parentfddf46f275f27b20a05ff761c4e267fd619e9664 (diff)
- See Issue Tracker id-13 "lnxi-patch-13".
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2077 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/mainboard/amd/serenade/failover.c')
-rw-r--r--src/mainboard/amd/serenade/failover.c11
1 files changed, 3 insertions, 8 deletions
diff --git a/src/mainboard/amd/serenade/failover.c b/src/mainboard/amd/serenade/failover.c
index 139862c767..1738e908d9 100644
--- a/src/mainboard/amd/serenade/failover.c
+++ b/src/mainboard/amd/serenade/failover.c
@@ -9,6 +9,7 @@
#include "southbridge/amd/amd8111/amd8111_enable_rom.c"
#include "northbridge/amd/amdk8/early_ht.c"
#include "cpu/x86/lapic/boot_cpu.c"
+#include "cpu/x86/mtrr/earlymtrr.c"
#include "northbridge/amd/amdk8/reset_test.c"
static unsigned long main(unsigned long bist)
@@ -21,11 +22,11 @@ static unsigned long main(unsigned long bist)
nodeid = lapicid() & 0xf;
/* Is this a cpu only reset? */
- if (cpu_init_detected(nodeid)) {
+ if (early_mtrr_init_detected()) {
if (last_boot_normal()) {
goto normal_image;
} else {
- goto cpu_reset;
+ goto fallback_image;
}
}
/* Is this a secondary cpu? */
@@ -62,12 +63,6 @@ static unsigned long main(unsigned long bist)
: "a" (bist) /* inputs */
: /* clobbers */
);
- cpu_reset:
- asm volatile ("jmp __cpu_reset"
- : /* outputs */
- : "a"(bist) /* inputs */
- : /* clobbers */
- );
fallback_image:
return bist;
}