aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/amd/persimmon/bootblock.c
diff options
context:
space:
mode:
authorMike Banon <mikebdp2@gmail.com>2020-02-13 16:13:18 +0000
committerPatrick Georgi <pgeorgi@google.com>2020-02-24 13:53:39 +0000
commit938ae2655f1ef076278c7327f343ae786e9a491c (patch)
tree5fea46386658a5a91f0071dd4df2779992966523 /src/mainboard/amd/persimmon/bootblock.c
parentd6cb3bc9424f67173a08a704369103ac691764dc (diff)
mb/amd/persimmon: Switch away from ROMCC_BOOTBLOCK
Warning: Not tested on hardware. Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Signed-off-by: Mike Banon <mikebdp2@gmail.com> Change-Id: I51d42f137fa539225bca5631bec38144ffd4f1d5 Reviewed-on: https://review.coreboot.org/c/coreboot/+/38873 Reviewed-by: Patrick Georgi <pgeorgi@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/amd/persimmon/bootblock.c')
-rw-r--r--src/mainboard/amd/persimmon/bootblock.c25
1 files changed, 25 insertions, 0 deletions
diff --git a/src/mainboard/amd/persimmon/bootblock.c b/src/mainboard/amd/persimmon/bootblock.c
new file mode 100644
index 0000000000..6cd9e2a59a
--- /dev/null
+++ b/src/mainboard/amd/persimmon/bootblock.c
@@ -0,0 +1,25 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2011 Advanced Micro Devices, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#include <bootblock_common.h>
+#include <superio/fintek/common/fintek.h>
+#include <superio/fintek/f81865f/f81865f.h>
+
+#define SERIAL_DEV PNP_DEV(0x4e, F81865F_SP1)
+
+void bootblock_mainboard_early_init(void)
+{
+ fintek_enable_serial(SERIAL_DEV, CONFIG_TTYS0_BASE);
+}