mainboard/amd: Add padmelon board code

Padmelon board code was written for Merlin Falcon (family 15h models 60h-6fh),
but as the needed binaries are not yet merged (commit 33615), a config
HAVE_MERLINFALCON_BINARIES was added. If the binaries are not available,
the board defaults to Prairie Falcon, which use the same binaries as Stoney
Ridge. Once the binaries are merged, the config will be eliminated. Fan
control is done through F81803A SIO, and IRQ/GPIO and other board
characteristics are the same regardless of Merlin Falcon or Prairie Falcon.

Padmelon board was created to accept Prairie Falcon, Brown Falcon and Merlin
Falcon. The requested development was for Merlin Falcon. There are some small
spec changes (such as number of memory channels) between SOCs. Brown Falcon
was not investigated, Prairie Falcon is very similar to Stoney Ridge.

Started from Gardenia code, added changes created by Marc Jones and finally
revised against schematic, which added changes to GPIO settings.

BUG=none.
TEST=Both versions tested and boot to Linux using SeaBIOS.

Change-Id: I5a366ddeb4cfebd177a8744f6edb87aecd4787dd
Signed-off-by: Richard Spiegel <richard.spiegel@silverbackltd.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/33993
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Felix Held <felix-coreboot@felixheld.de>

1 files changed, 84 insertions, 0 deletions

diff --git a/src/mainboard/amd/padmelon/devicetree.cb b/src/mainboard/amd/padmelon/devicetree.cb
new file mode 100644
index 0000000000..9baee2f2cf
--- /dev/null
+++ b/src/mainboard/amd/padmelon/devicetree.cb
@@ -0,0 +1,84 @@
+#
+# This file is part of the coreboot project.
+#
+# Copyright (C) 2015-2017 Advanced Micro Devices, Inc.
+#
+# This program is free software; you can redistribute it and/or modify
+# it under the terms of the GNU General Public License as published by
+# the Free Software Foundation; version 2 of the License.
+#
+# This program is distributed in the hope that it will be useful,
+# but WITHOUT ANY WARRANTY; without even the implied warranty of
+# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+# GNU General Public License for more details.
+#
+chip soc/amd/stoneyridge
+
+	register "spd_addr_lookup" = "
+	{
+#if CONFIG(HAVE_MERLINFALCON_BINARIES)
+		{ {0xA0, 0x00}, {0xA4, 0x00} }, // socket 0 - Channel 0 & 1, slot 0
+#else
+		{ {0xA0, 0x00} }, // socket 0 - Channel 0, slot 0
+#endif
+	}"
+
+	register "uma_mode" = "UMAMODE_AUTO_LEGACY"
+
+	device cpu_cluster 0 on
+		device lapic 10 on end
+	end
+
+	device domain 0 on
+		subsystemid 0x1022 0x1410 inherit
+		device pci 0.0 on  end # Root Complex
+		device pci 1.0 on  end # Internal Graphics P2P bridge 0x9874
+		device pci 1.1 on  end # Internal Multimedia
+		device pci 2.0 on  end # PCIe Host Bridge
+		device pci 2.1 on  end # mini PCIe slot x1
+		device pci 2.3 on  end # LAN RTL8111F
+		device pci 2.4 on  end # LAN RTL8111F
+		device pci 3.0 on  end # GFX host bridge
+		device pci 8.0 on  end # PSP
+		device pci 9.0 on  end # HDA
+		device pci 9.2 on  end # HDA
+		device pci 10.0 on  end # USB xHCI
+		device pci 11.0 on  end # SATA
+		device pci 12.0 on  end # USB EHCI
+		device pci 14.0 on      # SM
+			chip drivers/generic/generic #dimm 0-0-0
+				device i2c 50 on end
+			end
+			chip drivers/generic/generic #dimm 0-1-0
+				device i2c 52 on end
+			end
+		end # SM
+		device pci 14.3 on      # LPC	0x439d
+			chip superio/fintek/f81803a
+				device pnp 4e.1 on      # COM1
+					io 0x60 = 0x3f8
+					irq 0x70 = 4
+				end
+				device pnp 4e.2 on      # COM2
+					io 0x60 = 0x2f8
+					irq 0x70 = 3
+				end
+				device pnp 4e.4 on	# HWM
+					io 0x60 = 0x220
+					irq 0x70 = 0
+				end
+				device pnp 4e.5 off end	# KBC
+				device pnp 4e.6 off end # GPIO
+				device pnp 4e.7 off end # WDT
+				device pnp 4e.a off end # PME
+			end # f81803a
+		end # LPC
+		device pci 14.7 on  end # SD
+		device pci 18.0 on  end
+		device pci 18.1 on  end
+		device pci 18.2 on  end
+		device pci 18.3 on  end
+		device pci 18.4 on  end
+		device pci 18.5 on  end
+	end #domain
+end #soc/amd/stoneyridge