summaryrefslogtreecommitdiff
path: root/src/mainboard/amd/olivehillplus
diff options
context:
space:
mode:
authorSumeet Pawnikar <sumeet.r.pawnikar@intel.com>2019-01-22 18:27:22 +0530
committerPatrick Georgi <pgeorgi@google.com>2019-01-24 14:21:37 +0000
commit062fdf13b8b7593c729401a5281087c3a09998d2 (patch)
treee9456b6953dc2017cb5d03f0f5436108d6d6a1ea /src/mainboard/amd/olivehillplus
parentd19f4e50aa84d7eec717cab980731a168e59d388 (diff)
mb/google/sarien/variants: Set tcc offset value
Set tcc offset value to 5 degree celsius for Sarien system. BRANCH=None BUG=b:122636962 TEST=Built and tested on Sarien system Change-Id: I06fbf6a0810028458bdd28d0d8a4e3b645f279ca Signed-off-by: Sumeet Pawnikar <sumeet.r.pawnikar@intel.com> Reviewed-on: https://review.coreboot.org/c/31037 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Duncan Laurie <dlaurie@chromium.org> Reviewed-by: Naresh Solanki <naresh.solanki@intel.com>
Diffstat (limited to 'src/mainboard/amd/olivehillplus')
0 files changed, 0 insertions, 0 deletions