summaryrefslogtreecommitdiff
path: root/src/mainboard/amd/olivehillplus/devicetree.cb
diff options
context:
space:
mode:
authorDave Frodin <dave.frodin@se-eng.com>2015-01-19 11:40:38 -0700
committerDave Frodin <dave.frodin@se-eng.com>2015-01-27 15:07:45 +0100
commitbc21a41e1ca045baae57f79d89aafdf682528a4b (patch)
tree217891284eb2f483f57a053b94d1f4fc6e7f94fe /src/mainboard/amd/olivehillplus/devicetree.cb
parentbd1d1580d3cdbd1f438e8fb0d960102f252c6939 (diff)
southbridge/amd/pi: Rename Avalon to Hudson
To maintain consistancy with southbridge/amd/agesa/hudson rename pi/avalon to pi/hudson in advance of adding support for the base hudson southbridge. Change-Id: Icff8c4c06aae2d40cbd9e90903754735ac3510c3 Signed-off-by: Dave Frodin <dave.frodin@se-eng.com> Reviewed-on: http://review.coreboot.org/8251 Tested-by: build bot (Jenkins) Reviewed-by: Marc Jones <marc.jones@se-eng.com>
Diffstat (limited to 'src/mainboard/amd/olivehillplus/devicetree.cb')
-rw-r--r--src/mainboard/amd/olivehillplus/devicetree.cb4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/mainboard/amd/olivehillplus/devicetree.cb b/src/mainboard/amd/olivehillplus/devicetree.cb
index 65f7ee4577..8dd067128f 100644
--- a/src/mainboard/amd/olivehillplus/devicetree.cb
+++ b/src/mainboard/amd/olivehillplus/devicetree.cb
@@ -41,7 +41,7 @@ chip northbridge/amd/pi/00730F01/root_complex
device pci 8.0 on end # Platform Security Processor
end #chip northbridge/amd/pi/00730F01
- chip southbridge/amd/pi/avalon # it is under NB/SB Link, but on the same pci bus
+ chip southbridge/amd/pi/hudson # it is under NB/SB Link, but on the same pci bus
device pci 10.0 on end # XHCI HC0
device pci 11.0 on end # SATA
device pci 12.0 on end # USB
@@ -60,7 +60,7 @@ chip northbridge/amd/pi/00730F01/root_complex
device pci 14.3 on end # LPC 0x439d
device pci 14.7 on end # SD
device pci 16.0 on end # USB
- end #chip southbridge/amd/pi/avalon
+ end #chip southbridge/amd/pi/hudson
device pci 18.0 on end
device pci 18.1 on end