summaryrefslogtreecommitdiff
path: root/src/mainboard/amd/birman/Kconfig
diff options
context:
space:
mode:
authorMartin Roth <gaumless@gmail.com>2023-01-09 21:38:09 -0700
committerFelix Held <felix-coreboot@felixheld.de>2023-01-22 00:39:02 +0000
commit72f0501881194ed9b222470d82596264bb9c406a (patch)
tree18e2203ad3f5fc0d1e1bdf95072b3830cfc3b6de /src/mainboard/amd/birman/Kconfig
parent0c45df8ddb9782a3d78ee507bacfc0a129be8b45 (diff)
mb/amd/(birman|mayan): Update chromeos.fmd files
Because the EFS is now fixed at 0xff020000, the ChromeOS RO region needs to be moved to the bottom of the ROM area to cover that space. The RO Region 6MiB, but you can't actually set 6MiB as RO - it's either 4 or 8MiB, so that's adjusted. To leave some room for the RW_LEGACY region, the two RW regions are adjusted to 3MiB each, which should be plenty. The GBB region had to be moved from the front of the WP_RO region to the end to avoid conflicting with the EFS, which needs to be inside the coreboot cbfs area. Also get rid of AMD_FWM_POSITION_INDEX. The FWM position is no longer needed. Signed-off-by: Martin Roth <gaumless@gmail.com> Signed-off-by: Fred Reitberger <reitbergerfred@gmail.com> Change-Id: I683155ec0f4e6a62d862b9e2fa76af45f4cd5493 Reviewed-on: https://review.coreboot.org/c/coreboot/+/71770 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/mainboard/amd/birman/Kconfig')
-rw-r--r--src/mainboard/amd/birman/Kconfig6
1 files changed, 0 insertions, 6 deletions
diff --git a/src/mainboard/amd/birman/Kconfig b/src/mainboard/amd/birman/Kconfig
index 5da091a2b2..d6697416af 100644
--- a/src/mainboard/amd/birman/Kconfig
+++ b/src/mainboard/amd/birman/Kconfig
@@ -30,12 +30,6 @@ config DEVICETREE
default "devicetree_glinda.cb" if BOARD_AMD_BIRMAN_GLINDA
default "devicetree_phoenix.cb"
-config AMD_FWM_POSITION_INDEX
- int
- default 3 if CHROMEOS
- help
- TODO: might need to be adapted for better placement of files in cbfs
-
config BIRMAN_HAVE_MCHP_FW
bool "Have Microchip EC firmware?"
default n