summaryrefslogtreecommitdiff
path: root/src/lib/timer_queue.c
diff options
context:
space:
mode:
authorDuncan Laurie <dlaurie@google.com>2020-11-05 10:06:17 -0800
committerDuncan Laurie <dlaurie@chromium.org>2020-11-20 00:25:46 +0000
commit98a9f1f61de45fdf936d51342c6a2f06e1980c58 (patch)
tree0f96dca4402057850dc3456f604164d262b868c3 /src/lib/timer_queue.c
parent7d9713674956bbd055631d6fe5f67922a5823c3a (diff)
mb/google/volteer: Set up SATAXPCIE1 IOSSTATE based on detected device
There is an issue with the storage device being mis-detected on exit from S0ix which is causing the root device to disappear if the power is actually turned off via RTD3. To work around this read the RX state of the pin and apply the IOSSTATE setting to drive a 0 or 1 back to the internal controller. This will ensure the device is detected the same on resume as on initial boot. BUG=b:171993054 TEST=boot on volteer with PCIe NVMe and SATA SSD installed in the M.2 slot and ensure this pin is configured appropriately. Additionally test with PCIe RTD3 enabled to ensure suspend/resume works reliably. Signed-off-by: Duncan Laurie <dlaurie@google.com> Change-Id: I85542151eebd0ca411e2c70d8267a8498becee78 Reviewed-on: https://review.coreboot.org/c/coreboot/+/47255 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Shreesh Chhabbi <shreesh.chhabbi@intel.corp-partner.google.com> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Diffstat (limited to 'src/lib/timer_queue.c')
0 files changed, 0 insertions, 0 deletions