summaryrefslogtreecommitdiff
path: root/src/lib/espi_debug.c
diff options
context:
space:
mode:
authorFurquan Shaikh <furquan@google.com>2020-05-11 12:11:27 -0700
committerFurquan Shaikh <furquan@google.com>2020-05-12 20:05:34 +0000
commit5cc41f2a6b6aeca1500fe9f55af5858d1c7e4e38 (patch)
tree9a4099537f7d9e72ff68aedcf99e4141b581fac3 /src/lib/espi_debug.c
parent470f627c2bbfda9ff7e42801fa93b5205e0ba654 (diff)
espi: Add support for debug helper to print slave capabilities
This change adds a Kconfig option to enable eSPI debugging that pulls in a helper function to print slave capabilities. BUG=b:153675913 Signed-off-by: Furquan Shaikh <furquan@google.com> Change-Id: I8ff250fe85dfa9370bf93ce3c7e2de5c069bf9e9 Reviewed-on: https://review.coreboot.org/c/coreboot/+/41254 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Raul Rangel <rrangel@chromium.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/lib/espi_debug.c')
-rw-r--r--src/lib/espi_debug.c94
1 files changed, 94 insertions, 0 deletions
diff --git a/src/lib/espi_debug.c b/src/lib/espi_debug.c
new file mode 100644
index 0000000000..63e16f444b
--- /dev/null
+++ b/src/lib/espi_debug.c
@@ -0,0 +1,94 @@
+/* SPDX-License-Identifier: GPL-2.0-only */
+/* This file is part of the coreboot project. */
+
+#include <console/console.h>
+#include <espi.h>
+#include <stdint.h>
+
+void espi_show_slave_general_configuration(uint32_t config)
+{
+ uint32_t io_mode;
+ uint32_t op_freq;
+
+ printk(BIOS_DEBUG, "eSPI Slave configuration:\n");
+
+ if (config & ESPI_SLAVE_CRC_ENABLE)
+ printk(BIOS_DEBUG, " CRC checking enabled\n");
+
+ if (config & ESPI_SLAVE_RESP_MOD_ENABLE)
+ printk(BIOS_DEBUG, " Response modifier enabled\n");
+
+ if (config & ESPI_SLAVE_ALERT_MODE_PIN)
+ printk(BIOS_DEBUG, " Dedicated Alert# used to signal alert event\n");
+ else
+ printk(BIOS_DEBUG, " IO bit1 pin used to signal alert event\n");
+
+ io_mode = config & ESPI_SLAVE_IO_MODE_SEL_MASK;
+ if (io_mode == ESPI_SLAVE_IO_MODE_SEL_SINGLE)
+ printk(BIOS_DEBUG, " eSPI single IO mode selected\n");
+ else if (io_mode == ESPI_SLAVE_IO_MODE_SEL_DUAL)
+ printk(BIOS_DEBUG, " eSPI dual IO mode selected\n");
+ else if (io_mode == ESPI_SLAVE_IO_MODE_SEL_QUAD)
+ printk(BIOS_DEBUG, " eSPI quad IO mode selected\n");
+ else
+ printk(BIOS_DEBUG, " Error: Invalid eSPI IO mode selected\n");
+
+ io_mode = config & ESPI_SLAVE_IO_MODE_SUPP_MASK;
+ if (io_mode == ESPI_SLAVE_IO_MODE_SUPP_SINGLE_QUAD)
+ printk(BIOS_DEBUG, " eSPI quad and single IO modes supported\n");
+ else if (io_mode == ESPI_SLAVE_IO_MODE_SUPP_SINGLE_DUAL)
+ printk(BIOS_DEBUG, " eSPI dual and single IO mode supported\n");
+ else if (io_mode == ESPI_SLAVE_IO_MODE_SUPP_SINGLE_DUAL_QUAD)
+ printk(BIOS_DEBUG, " eSPI quad, dual, and single IO modes supported\n");
+ else
+ printk(BIOS_DEBUG, " Only eSPI single IO mode supported\n");
+
+ if (config & ESPI_SLAVE_OPEN_DRAIN_ALERT_SEL)
+ printk(BIOS_DEBUG, " Alert# pin is open-drain\n");
+ else
+ printk(BIOS_DEBUG, " Alert# pin is driven\n");
+
+ op_freq = config & ESPI_SLAVE_OP_FREQ_SEL_MASK;
+ if (op_freq == ESPI_SLAVE_OP_FREQ_SEL_20_MHZ)
+ printk(BIOS_DEBUG, " eSPI 20MHz selected\n");
+ else if (op_freq == ESPI_SLAVE_OP_FREQ_SEL_25_MHZ)
+ printk(BIOS_DEBUG, " eSPI 25MHz selected\n");
+ else if (op_freq == ESPI_SLAVE_OP_FREQ_SEL_33_MHZ)
+ printk(BIOS_DEBUG, " eSPI 33MHz selected\n");
+ else if (op_freq == ESPI_SLAVE_OP_FREQ_SEL_50_MHZ)
+ printk(BIOS_DEBUG, " eSPI 50MHz selected\n");
+ else if (op_freq == ESPI_SLAVE_OP_FREQ_SEL_66_MHZ)
+ printk(BIOS_DEBUG, " eSPI 66MHz selected\n");
+ else
+ printk(BIOS_DEBUG, " Error: Invalid eSPI frequency\n");
+
+ if (config & ESPI_SLAVE_OPEN_DRAIN_ALERT_SUPP)
+ printk(BIOS_DEBUG, " Open-drain Alert# pin supported\n");
+
+ op_freq = config & ESPI_SLAVE_OP_FREQ_SUPP_MASK;
+ if (op_freq == ESPI_SLAVE_OP_FREQ_SUPP_20_MHZ)
+ printk(BIOS_DEBUG, " eSPI 20MHz supported\n");
+ else if (op_freq == ESPI_SLAVE_OP_FREQ_SUPP_25_MHZ)
+ printk(BIOS_DEBUG, " eSPI 25MHz supported\n");
+ else if (op_freq == ESPI_SLAVE_OP_FREQ_SUPP_33_MHZ)
+ printk(BIOS_DEBUG, " eSPI 33MHz supported\n");
+ else if (op_freq == ESPI_SLAVE_OP_FREQ_SUPP_50_MHZ)
+ printk(BIOS_DEBUG, " eSPI 50MHz supported\n");
+ else if (op_freq == ESPI_SLAVE_OP_FREQ_SUPP_66_MHZ)
+ printk(BIOS_DEBUG, " eSPI 66MHz supported\n");
+ else
+ printk(BIOS_DEBUG, " Error: Invalid eSPI frequency\n");
+
+ printk(BIOS_DEBUG, " Maximum Wait state: %d\n",
+ (config & ESPI_SLAVE_MAX_WAIT_MASK) >> ESPI_SLAVE_MAX_WAIT_SHIFT);
+
+ if (config & ESPI_SLAVE_PERIPH_CH_SUPP)
+ printk(BIOS_DEBUG, " Peripheral Channel supported\n");
+ if (config & ESPI_SLAVE_VW_CH_SUPP)
+ printk(BIOS_DEBUG, " Virtual Wire Channel supported\n");
+ if (config & ESPI_SLAVE_OOB_CH_SUPP)
+ printk(BIOS_DEBUG, " OOB Channel supported\n");
+ if (config & ESPI_SLAVE_FLASH_CH_SUPP)
+ printk(BIOS_DEBUG, " Flash Access Channel supported\n");
+ printk(BIOS_DEBUG, "\n");
+}