summaryrefslogtreecommitdiff
path: root/src/include
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-07-06 22:10:37 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-07-08 07:26:07 +0000
commit05f996d433ef91e699503e1ef679f6cafdf00d3b (patch)
tree88d32161943c2876d5bf1a70497211f7d6fcf475 /src/include
parent32b13131c1d4ed874930de886c0b097e91993d37 (diff)
nb/intel/haswell/acpi: Fix host bridge registers
The host bridge register definitions haven't changed from Sandy Bridge to Haswell, according to the datasheets. However, coreboot's ACPI code is not the same. Looks like Haswell values are wrong, so correct them. Change-Id: Ib099575b5cc5e7d468db51f382a15b8aac3eedea Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/43151 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/include')
0 files changed, 0 insertions, 0 deletions