summaryrefslogtreecommitdiff
path: root/src/include/smp/atomic.h
diff options
context:
space:
mode:
authorMichael Niewöhner <foss@mniewoehner.de>2020-10-15 16:11:19 +0200
committerMichael Niewöhner <foss@mniewoehner.de>2020-10-31 00:04:45 +0000
commitcbd4ee73d71648821a268ce5c700236a95ba6125 (patch)
tree465e7ebbd2d0716450c527835fcf82859b2c49cf /src/include/smp/atomic.h
parent1b940d17a898aab3f5891c2c5c94d5881108ba07 (diff)
cpu/intel/common: correct MSR for the Nominal Performance in CPPC
The "Nominal Performance" is not the same as the "Guaranteed Performance", but is defined as the performance a processor can deliver continously under ideal environmental conditions. According to edk2, this is the "Maximum Non-Turbo Ratio", which needs to be read from MSR_PLATFORM_INFO instead of IA32_HWP_CAPABILITIES. Correct the entry in the CPPC package. Test: dumped SSDT from Supermicro X11SSM-F and checked decompiled version Change-Id: Ic2c27fd3e14af18aa4101c0acd7a5ede15d1f3a9 Signed-off-by: Michael Niewöhner <foss@mniewoehner.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/46464 Reviewed-by: Subrata Banik <subrata.banik@intel.com> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/include/smp/atomic.h')
0 files changed, 0 insertions, 0 deletions