summaryrefslogtreecommitdiff
path: root/src/include/sar.h
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2019-10-29 21:23:09 +0100
committerArthur Heymans <arthur@aheymans.xyz>2019-11-01 19:41:51 +0000
commite1c0cb737c201b736b15e098d50f196e88a57ff8 (patch)
treec6fa800b2250c439d5bec148119f3545aefd3787 /src/include/sar.h
parent3e9061e27c62f6e1ca2ae79e5be3a9792ee5127e (diff)
mb/emulation/*-riscv: Initialize cbmem in romstage
It is expected that cbmem is initialized in romstage. The qemu-riscv target did not perform that correctly. Fix this omission. Change-Id: I00f8e3b315e57a5c042889f48450f79d263f24b1 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/36446 Reviewed-by: Philipp Hug <philipp@hug.cx> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/include/sar.h')
0 files changed, 0 insertions, 0 deletions