summaryrefslogtreecommitdiff
path: root/src/include/pc80
diff options
context:
space:
mode:
authorNico Huber <nico.h@gmx.de>2019-08-11 16:23:21 +0200
committerFelix Held <felix-coreboot@felixheld.de>2023-01-26 13:34:26 +0000
commitc9847884ffc9693cd8482ee77f1b03e66fa10026 (patch)
tree5716e71fa3aba6e4af17185d284d8112a790280f /src/include/pc80
parent0c314f9c7e1b3c39ad8b4c1f7cf0f72bdcaf8ff1 (diff)
nb/intel/gm45: Split DDR2 JEDEC init out
Split JEDEC init into common and DDR3 specific parts and add the DDR2 specific init code. This also replaces raw `mchbar_clrsetbits32` calls with a dedicated `jedec_command` function. TEST: DDR2 systems boot (with the rest of the patch train) - Tested on a Dell Latitude E6400 - Tested on a Compal JHL90 TEST: Ensure DDR3 systems still boot - Tested on a Thinkpad X200 Change-Id: I7a57549887c0323e5babbf18f691183412a99ba9 Signed-off-by: Nico Huber <nico.h@gmx.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/34827 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/include/pc80')
0 files changed, 0 insertions, 0 deletions