summaryrefslogtreecommitdiff
path: root/src/include/crc_byte.h
diff options
context:
space:
mode:
authorDerek Huang <derek.huang@intel.com>2020-07-03 15:33:13 +0800
committerTim Wawrzynczak <twawrzynczak@chromium.org>2020-07-25 00:07:20 +0000
commit60f178db65ca2a804da0cb887bf1d6d737b8235f (patch)
tree9aefb9fc584e1a43cbf3660ba2c3431daadcca84 /src/include/crc_byte.h
parent0b5a6143ea392ddd3656c2fef3be927b06c73300 (diff)
soc/intel/tigerlake: Update Tiger Lake SA IDs
This patch updates Tiger Lake SA DID and report platform. According to doc #613584, remove PCI_DEVICE_ID_INTEL_TGL_ID_U_1 and add below definitions of SA ID for TGL-UP4 skus: TGL-UP4(Y) (4+2): PCI_DEVICE_ID_INTEL_TGL_ID_Y_4_2 0x9A12h TGL-UP4(Y) (2+2): PCI_DEVICE_ID_INTEL_TGL_ID_Y_2_2 0x9A02h Change-Id: Id9d9c9ac3bf39582b0da610e6ef912031939c763 Signed-off-by: Derek Huang <derek.huang@intel.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/43061 Reviewed-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-by: Caveh Jalali <caveh@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/include/crc_byte.h')
0 files changed, 0 insertions, 0 deletions