summaryrefslogtreecommitdiff
path: root/src/include/cpu
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2016-11-22 12:00:52 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2017-03-28 01:57:37 +0200
commit77d3c4b69003a9b5d864190be334f7239623789c (patch)
treeaef99fe0e6956153509a901b2d4ae363c5e63654 /src/include/cpu
parent967d94d62630f46a2fab808754e7a2702658f3f0 (diff)
AGESA: Fork for new cache-as-ram init code
To gradually consolidate and improve AGESA board romstages, fork the original CAR setup code as a separate file. It becomes too messy with preprocessor to attempt make changes within the same file, and at end of patchset original becomes obsolete. Change-Id: I256b675b1ab9e13c2bcc956e0d67c6c03e91f2ed Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/18620 Tested-by: build bot (Jenkins) Reviewed-by: Marc Jones <marc@marcjonesconsulting.com> Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/include/cpu')
0 files changed, 0 insertions, 0 deletions