aboutsummaryrefslogtreecommitdiff
path: root/src/include/cpu
diff options
context:
space:
mode:
authorzbao <fishbaozi@gmail.com>2012-07-02 15:32:58 +0800
committerPatrick Georgi <patrick@georgi-clan.de>2012-07-03 09:38:55 +0200
commit2c08f6ade4ac904e9eb762c71f95daa372be0072 (patch)
tree5ae613c6a0fe7285b6a5129fdc984953c462b801 /src/include/cpu
parent7d94cf93eec15dfb8eef9cd044fe39319d4ee9bc (diff)
AGESA F15 wrapper for Trinity
The wrapper for Trinity. Support S3. Parme is a example board. Change-Id: Ib4f653b7562694177683e1e1ffdb27ea176aeaab Signed-off-by: Zheng Bao <zheng.bao@amd.com> Signed-off-by: zbao <fishbaozi@gmail.com> Reviewed-on: http://review.coreboot.org/1156 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
Diffstat (limited to 'src/include/cpu')
-rw-r--r--src/include/cpu/amd/amdfam15.h13
1 files changed, 11 insertions, 2 deletions
diff --git a/src/include/cpu/amd/amdfam15.h b/src/include/cpu/amd/amdfam15.h
index 3d300de511..d09bf19b50 100644
--- a/src/include/cpu/amd/amdfam15.h
+++ b/src/include/cpu/amd/amdfam15.h
@@ -35,7 +35,16 @@
#define CPU_ID_FEATURES_MSR 0xC0011004
#define CPU_ID_EXT_FEATURES_MSR 0xC0011005
-static msr_t rdmsr_amd(u32 index);
-static void wrmsr_amd(u32 index, msr_t msr);
+msr_t rdmsr_amd(u32 index);
+void wrmsr_amd(u32 index, msr_t msr);
+
+#if defined(__PRE_RAM__)
+void wait_all_core0_started(void);
+void wait_all_other_cores_started(u32 bsp_apicid);
+void wait_all_aps_started(u32 bsp_apicid);
+void allow_all_aps_stop(u32 bsp_apicid);
+#endif
+u32 get_initial_apicid(void);
+void get_bus_conf(void);
#endif /* CPU_AMD_FAM15_H */