summaryrefslogtreecommitdiff
path: root/src/include/cpu/x86/cache.h
diff options
context:
space:
mode:
authorPatrick Rudolph <patrick.rudolph@9elements.com>2024-11-18 08:39:18 +0100
committerLean Sheng Tan <sheng.tan@9elements.com>2024-11-19 10:39:13 +0000
commit57631693d699dbae1c84dda162a25be6e3d11ca9 (patch)
tree53c2d4f8b52a9a9669877e89c25182d59cf8737c /src/include/cpu/x86/cache.h
parentdd46eb3c7c90063f652875036ea4cc50004a18f3 (diff)
mb/ocp/tiogapass: Enable GBE and 10GBE region
Enable GBE and 10GBE region since it's used on vendor firmware. TEST: Able to include gbe.bin and 10gbe.bin blobs into ROM. Change-Id: Ia868d6b42e5e557d2abd60be4b2f318a1313b039 Signed-off-by: Patrick Rudolph <patrick.rudolph@9elements.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/85171 Reviewed-by: Lean Sheng Tan <sheng.tan@9elements.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/include/cpu/x86/cache.h')
0 files changed, 0 insertions, 0 deletions