aboutsummaryrefslogtreecommitdiff
path: root/src/include/cpu/x86/cache.h
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2019-09-12 21:37:53 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2019-09-14 10:56:46 +0000
commit505e3f7e852a5f3d9a37b702c9095443e6ad7d44 (patch)
treeca5fb8c9e5b9d40da39bf6ae0310bc23338db156 /src/include/cpu/x86/cache.h
parentcf49dec4deb5c368ad52a68b4ecb25129694751f (diff)
arch/x86: Replace some __PRE_RAM__ use
Change-Id: I4d8db430f8cd0bf0f161fc5cef052f153e59e2bc Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/35390 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/include/cpu/x86/cache.h')
-rw-r--r--src/include/cpu/x86/cache.h2
1 files changed, 0 insertions, 2 deletions
diff --git a/src/include/cpu/x86/cache.h b/src/include/cpu/x86/cache.h
index 7f135e5390..713ca323a8 100644
--- a/src/include/cpu/x86/cache.h
+++ b/src/include/cpu/x86/cache.h
@@ -84,9 +84,7 @@ static __always_inline void disable_cache(void)
wbinvd();
}
-#if !defined(__PRE_RAM__)
void x86_enable_cache(void);
-#endif
#endif /* !__ASSEMBLER__ */
#endif /* CPU_X86_CACHE */