summaryrefslogtreecommitdiff
path: root/src/include/cpu/intel
diff options
context:
space:
mode:
authorElyes Haouas <ehaouas@noos.fr>2023-01-14 07:30:21 +0100
committerFelix Held <felix-coreboot@felixheld.de>2023-05-26 13:45:24 +0000
commit3813ca521a6cd7348ce111c3f46cbee66a1b964d (patch)
tree327922404460cd26388d1f26721670879cb619c9 /src/include/cpu/intel
parent764167b8ca91b136b068f1d3f03adf5f50af615a (diff)
treewide: Remove 'extern' from functions declaration
"extern" is automatically implied with function declaration. Change-Id: Ic40218acab5a009621b6882faacfcac800aaf0b9 Signed-off-by: Elyes Haouas <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/71890 Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Yu-Ping Wu <yupingso@google.com>
Diffstat (limited to 'src/include/cpu/intel')
-rw-r--r--src/include/cpu/intel/l2_cache.h18
1 files changed, 9 insertions, 9 deletions
diff --git a/src/include/cpu/intel/l2_cache.h b/src/include/cpu/intel/l2_cache.h
index ceddf1d150..a859dfaf1e 100644
--- a/src/include/cpu/intel/l2_cache.h
+++ b/src/include/cpu/intel/l2_cache.h
@@ -69,17 +69,17 @@
#define L2CMD_MESI_S 1
#define L2CMD_MESI_I 0
-extern int calculate_l2_latency(void);
-extern int signal_l2(u32 address_low, u32 data_high, u32 data_low, int way,
+int calculate_l2_latency(void);
+int signal_l2(u32 address_low, u32 data_high, u32 data_low, int way,
u8 command);
-extern int read_l2(u32 address);
-extern int write_l2(u32 address, u32 data);
-extern int test_l2_address_alias(u32 address1, u32 address2, u32 data_high,
+int read_l2(u32 address);
+int write_l2(u32 address, u32 data);
+int test_l2_address_alias(u32 address1, u32 address2, u32 data_high,
u32 data_low);
-extern int calculate_l2_cache_size(void);
-extern int calculate_l2_physical_address_range(void);
-extern int set_l2_ecc(void);
+int calculate_l2_cache_size(void);
+int calculate_l2_physical_address_range(void);
+int set_l2_ecc(void);
-extern int p6_configure_l2_cache(void);
+int p6_configure_l2_cache(void);
#endif /* __P6_L2_CACHE_H */