summaryrefslogtreecommitdiff
path: root/src/include/cpu/intel
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2020-07-12 09:03:22 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-07-26 21:37:35 +0000
commit5817c56d193515d39f402ac95104b10f6de6e41f (patch)
tree5f15ea89efcbc7514ce7b8b5a2dcd7245ec3c2da /src/include/cpu/intel
parent722e610fbc287a44112db3cef8996ebba0343440 (diff)
src/include: Add missing includes
Change-Id: I746ea7805bae553a146130994d8174aa2e189610 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/43368 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/include/cpu/intel')
-rw-r--r--src/include/cpu/intel/l2_cache.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/include/cpu/intel/l2_cache.h b/src/include/cpu/intel/l2_cache.h
index 1c33c24895..ceddf1d150 100644
--- a/src/include/cpu/intel/l2_cache.h
+++ b/src/include/cpu/intel/l2_cache.h
@@ -13,6 +13,8 @@
#ifndef __P6_L2_CACHE_H
#define __P6_L2_CACHE_H
+#include <stdint.h>
+
#define EBL_CR_POWERON 0x2A
#define BBL_CR_D0 0x88