aboutsummaryrefslogtreecommitdiff
path: root/src/include/cpu/intel
diff options
context:
space:
mode:
authorMichael Niewöhner <foss@mniewoehner.de>2020-10-11 13:00:27 +0200
committerNico Huber <nico.h@gmx.de>2020-10-19 21:01:04 +0000
commit8b4a9380b54220a352cbc5eb55f600f5dce8475b (patch)
treecb52f98934df2411b3e98947cae8d4de9caf6505 /src/include/cpu/intel
parente92c84050b7841c1ccb9303b1c01ace9586812e3 (diff)
soc/intel/skl,cpu/intel: copy AES-NI locking to common cpu code
Copy the AES-NI locking function to common cpu code to be able to reuse it. This change only copies the code and adds the MSR header file. Any further rework and later deduplication on the platforms code is done in the follow-up changes. Change-Id: I81ad5c0d4797b139435c57d3af0a95db94a5c15e Signed-off-by: Michael Niewöhner <foss@mniewoehner.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/46272 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/include/cpu/intel')
-rw-r--r--src/include/cpu/intel/msr.h11
1 files changed, 11 insertions, 0 deletions
diff --git a/src/include/cpu/intel/msr.h b/src/include/cpu/intel/msr.h
new file mode 100644
index 0000000000..73dd32091b
--- /dev/null
+++ b/src/include/cpu/intel/msr.h
@@ -0,0 +1,11 @@
+#ifndef CPU_INTEL_MSR_H
+#define CPU_INTEL_MSR_H
+
+/*
+ * Common MSRs for Intel CPUs
+ */
+
+#define MSR_FEATURE_CONFIG 0x13c
+#define AESNI_LOCK_BIT 0
+
+#endif /* CPU_INTEL_MSR_H */