aboutsummaryrefslogtreecommitdiff
path: root/src/include/cpu/intel/romstage.h
diff options
context:
space:
mode:
authorAamir Bohra <aamir.bohra@intel.com>2018-12-26 18:50:17 +0530
committerShelley Chen <shchen@google.com>2018-12-27 22:08:57 +0000
commit049ad67f76a7cd051f3228e084d0097d8cef8249 (patch)
treeec02f0a291ea5aa1c2f1a401b0097d8e332e4e1f /src/include/cpu/intel/romstage.h
parent04a7ce728d83a6e0407c5627b01c6c64f260808a (diff)
mb/google/hatch: Add SMI handlers
Add SMI handlers for below SMI events: 1. eSPI SMI event. 2. ACPI enable/disable SMI event -> Add support for EC to configure SMI mask on ACPI disable. -> Add support for EC to configure SCI mask on ACPI enable. 3. Sleep(S3/S5) SMI event -> Add support for EC to configure wake mask for S3/S5 event Change-Id: I7127b44712cd89b3d583e9948698870ca0c64b2b Signed-off-by: Aamir Bohra <aamir.bohra@intel.com> Reviewed-on: https://review.coreboot.org/c/30443 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Subrata Banik <subrata.banik@intel.com>
Diffstat (limited to 'src/include/cpu/intel/romstage.h')
0 files changed, 0 insertions, 0 deletions