diff options
author | Sven Schnelle <svens@stackframe.org> | 2011-04-11 19:43:32 +0000 |
---|---|---|
committer | Sven Schnelle <svens@stackframe.org> | 2011-04-11 19:43:32 +0000 |
commit | ffcd1439f36ec27388139b9d5a379dd4294417b8 (patch) | |
tree | b3694c7283ed4635497f4b7e6525684a5ffe7256 /src/ec/lenovo/h8/acpi/lid.asl | |
parent | 18b02360b9dba6ca61538923e27b5ba68a2b3299 (diff) |
EC: Add Lenovo H8
Move the EC support code from the X60 mainboard to a generic
driver, as this EC is used in many thinkpads. Also move the
ACPI code to this directory for this reason.
This patch also adds a chip config, so that the initial setting
for basic register can be specified in devicetree.cb
Signed-off-by: Sven Schnelle <svens@stackframe.org>
Acked-by: Peter Stuge <peter@stuge.se>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@6485 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/ec/lenovo/h8/acpi/lid.asl')
-rw-r--r-- | src/ec/lenovo/h8/acpi/lid.asl | 54 |
1 files changed, 54 insertions, 0 deletions
diff --git a/src/ec/lenovo/h8/acpi/lid.asl b/src/ec/lenovo/h8/acpi/lid.asl new file mode 100644 index 0000000000..2dfa8d116d --- /dev/null +++ b/src/ec/lenovo/h8/acpi/lid.asl @@ -0,0 +1,54 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (c) 2011 Sven Schnelle <svens@stackframe.org> + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License as + * published by the Free Software Foundation; version 2 of + * the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, + * MA 02110-1301 USA + */ + +Field(ERAM, ByteAcc, NoLock, Preserve) +{ + Offset (0x32), + , 2, + WKLD, 1, + Offset (0x46), + , 2, + LIDS, 1 +} + +Device(LID) +{ + Name(_HID, "PNP0C0D") + + Method(_LId, 0, NotSerialized) + { + return (LIDS) + } + + Method(_PRW, 0, NotSerialized) + { + Return (Package() { 0x18, 0x03 }) + } + + Method(_PSW, 1, NotSerialized) + { + if (Arg0) { + Store(1, WKLD) + } else { + Store(0, WKLD) + } + } +} |