summaryrefslogtreecommitdiff
path: root/src/ec/google/chromeec/acpi
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2020-11-30 16:10:34 +0530
committerSubrata Banik <subrata.banik@intel.com>2020-12-01 08:00:23 +0000
commitf5c3e29bdfd3785db4fb293b0a4873e857eabcb7 (patch)
tree0df5f0151e83d7afe2042003f5848dfc39eb7805 /src/ec/google/chromeec/acpi
parent52fabb12470954b9af414f9c380b36648069c07b (diff)
ec/google/chromeec/acpi: Make OperationRegion brace align
Inject TAB to make OperationRegion closing brace align with opening brace. Change-Id: Idb9f23cf6a2c249fb1fd02f4a2ac314d4f7e180b Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/48149 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Frans Hendriks <fhendriks@eltan.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/ec/google/chromeec/acpi')
-rw-r--r--src/ec/google/chromeec/acpi/ec.asl2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/ec/google/chromeec/acpi/ec.asl b/src/ec/google/chromeec/acpi/ec.asl
index d12274f8c0..ce2455f30b 100644
--- a/src/ec/google/chromeec/acpi/ec.asl
+++ b/src/ec/google/chromeec/acpi/ec.asl
@@ -82,7 +82,7 @@ Device (EC0)
Offset (0x12),
BTID, 8, // Battery index that host wants to read
USPP, 8, // USB Port Power
-}
+ }
#if CONFIG(EC_GOOGLE_CHROMEEC_ACPI_MEMMAP)
OperationRegion (EMEM, EmbeddedControl,