summaryrefslogtreecommitdiff
path: root/src/ec/51nb/npce985la0dx
diff options
context:
space:
mode:
authorNick Vaccaro <nvaccaro@google.com>2020-08-05 14:45:58 -0700
committerNick Vaccaro <nvaccaro@google.com>2020-08-06 17:42:20 +0000
commit0cc63ccaa26c21d02025f3b1c31f2fc4e8adc697 (patch)
tree83d0323ea9239f07bba1701192fdaa8d15bcf60d /src/ec/51nb/npce985la0dx
parent7245a098d0c012aa2c1e9152080f0bda1e3bce03 (diff)
soc/intel/tigerlake: add common routine for DDR init
Add a common routine meminit_ddr() that calls the appropriate meminit routine based on whether the memory type requested is LPDDR4x or DDR4. BUG=b:161772961 TEST='emerge-volteer coreboot chromeos-bootimage' and verify that volteer still boots. NOTE that this only tests the lpddr4 side of the implementation. I do not have a DDR4 board to test this on. Change-Id: Ib2039eb89211efc48d10897eb679d05f567ae5a1 Signed-off-by: Nick Vaccaro <nvaccaro@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/44249 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Ravishankar Sarawadi <ravishankar.sarawadi@intel.com> Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
Diffstat (limited to 'src/ec/51nb/npce985la0dx')
0 files changed, 0 insertions, 0 deletions