aboutsummaryrefslogtreecommitdiff
path: root/src/drivers/intel/fsp1_1/romstage.c
diff options
context:
space:
mode:
authorAaron Durbin <adurbin@chromium.org>2015-12-09 15:04:49 -0600
committerAaron Durbin <adurbin@chromium.org>2015-12-11 00:20:02 +0100
commitbc6e7c0905d6490ba54aee264b8dcaa09ed50ea3 (patch)
tree415e1d21f91bc01ed36333a6cf2db8edd901a854 /src/drivers/intel/fsp1_1/romstage.c
parenta606598150320f87d1780b6443ccb960fa4bd21e (diff)
mrc_cache: add version field
In order to allow for updateable memory init code on intel x86 platforms one needs to ensure the saved mrc data matches the code consuming the data. To that end add a version field to the saved data structure. BUG=chrome-os-partner:46050 BRANCH=None TEST=Built and booted on glados. Suspended and resumed. Also verified version mismatch path. Change-Id: Ie86db1750af5d9bff6446999b0d04b60612f8d29 Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: https://review.coreboot.org/12700 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/drivers/intel/fsp1_1/romstage.c')
0 files changed, 0 insertions, 0 deletions