summaryrefslogtreecommitdiff
path: root/src/drivers/genesyslogic/gl9750
diff options
context:
space:
mode:
authorWeimin Wu <wuweimin@huaqin.corp-partner.google.com>2023-12-08 10:58:20 +0800
committerFelix Held <felix-coreboot@felixheld.de>2023-12-14 13:07:13 +0000
commit6215ef47cdc05445fae6070cea27dba9dca40a24 (patch)
tree69920ff2f3cc7d30b45a03973b3121821c69183b /src/drivers/genesyslogic/gl9750
parent133e3ee6610e1a2bac19557119f00a736d12baeb (diff)
mb/google/nissa/var/anraggar: Enable USB3 Port3 for WWAN (LTE)
1. Ref to SCH, LTE use USB3 Port3, enable it. 2. Explicitly define the use of USB3 Port1 & USB3 Port2. BUG=b:315061146 TEST=can pass PCIe Hardware Compliance Test Change-Id: I03d6925020012fa740bbd0168a2f5b02ea6763b4 Signed-off-by: Weimin Wu <wuweimin@huaqin.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/79381 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Eric Lai <ericllai@google.com>
Diffstat (limited to 'src/drivers/genesyslogic/gl9750')
0 files changed, 0 insertions, 0 deletions