aboutsummaryrefslogtreecommitdiff
path: root/src/device/pci_device.c
diff options
context:
space:
mode:
authorJohanna Schander <coreboot@mimoja.de>2019-07-28 09:28:33 +0200
committerNico Huber <nico.h@gmx.de>2019-09-15 11:10:58 +0000
commitc544a85d2a211b04d224d2e21ea03aeedfa34dab (patch)
treecf24d783f19470f0ea3cc4b56fece8a05c557cdc /src/device/pci_device.c
parentbfb0c2d543576f266e282a01f5bf1c074a890917 (diff)
lib/coreboot_table: Show splashscreen in lb_table_init
Every vga init implementation needs to cache the framebuffer state to be able to fill the lb_framebuffer struct later on in the fill_lb_framebuffer call. Showing the bootsplash afterwards guarantees to have the same interface into all the vga drivers. This is by far from ideal, as it only allows for a single driver at compile-time and should be adapted in the future. It was tested on the wip razer blade stealth using vgabios @ 1280x1024 and also in Qemu @ 1280x1024. By default the qemu framebuffer will be initialized in 800x600@32. This can be overwriten by configuration by setting CONFIG_DRIVERS_EMULATION_QEMU_BOCHS_{X,Y}RES . Change-Id: I4bec06d22423627e8f429c4b47e0dc9920f1464e Signed-off-by: Johanna Schander <coreboot@mimoja.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/34599 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/device/pci_device.c')
-rw-r--r--src/device/pci_device.c4
1 files changed, 0 insertions, 4 deletions
diff --git a/src/device/pci_device.c b/src/device/pci_device.c
index 5765529f86..84fc82cbe0 100644
--- a/src/device/pci_device.c
+++ b/src/device/pci_device.c
@@ -34,7 +34,6 @@
#include <arch/acpi.h>
#include <device/pci_ops.h>
#include <bootmode.h>
-#include <bootsplash.h>
#include <console/console.h>
#include <stdlib.h>
#include <stdint.h>
@@ -766,9 +765,6 @@ void pci_dev_init(struct device *dev)
gfx_set_init_done(1);
printk(BIOS_DEBUG, "VGA Option ROM was run\n");
timestamp_add_now(TS_OPROM_END);
-
- if (CONFIG(BOOTSPLASH))
- set_vesa_bootsplash();
}
/** Default device operation for PCI devices */