summaryrefslogtreecommitdiff
path: root/src/device/cardbus_device.c
diff options
context:
space:
mode:
authorMarshall Dawson <marshalldawson3rd@gmail.com>2019-05-05 18:35:12 -0600
committerMartin Roth <martinroth@google.com>2019-06-06 17:58:28 +0000
commiteceaa97b27b04a61dd5fb2e68e0f5ac1367a3c0f (patch)
treef81cfe8575ac8b66216cec2487fccf7a501591af /src/device/cardbus_device.c
parent251d305e73f76ca3b63654273f3b2bb3de775457 (diff)
soc/amd/stoneyridge: Rework SPI base address get/set
A subsequent patch will move the soc//stoneyridge LPC functionality to a common directory. Prepare by reworking the SPI BAR configuration function in southbridge.h. The SPI BAR is not a typical PCI BAR, and is at D14F3xA0. Change-Id: I73ddb4afaf9e67ca0522ecb6085b23c92fedc461 Signed-off-by: Marshall Dawson <marshalldawson3rd@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/32652 Reviewed-by: Martin Roth <martinroth@google.com> Reviewed-by: Richard Spiegel <richard.spiegel@silverbackltd.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/device/cardbus_device.c')
0 files changed, 0 insertions, 0 deletions