summaryrefslogtreecommitdiff
path: root/src/cpu
diff options
context:
space:
mode:
authorZanxi Chen <chenzanxi@huaqin.corp-partner.google.com>2022-09-23 09:59:46 +0800
committerKarthik Ramasubramanian <kramasub@google.com>2022-10-18 23:10:37 +0000
commit55d47bd1bfb38aec5253529fded126e0c9238a89 (patch)
tree581b45d233c8d8be1d5fff769a95aed441cb5de6 /src/cpu
parent164c5eda27c359ae47ace8c43f3eb7a3251f0a1b (diff)
mb/google/dedede/var/storo: Disable PCIE RP8 and CLKSRC4
This change disables unused PCIE RP8 and CLKSRC4. Without this change storo cannot enter into s0ix properly. BUG=b:219376808 TEST=Built and verified in storo Change-Id: I9867825ce53de72ef73920c153002bc3be4dbd2d Signed-off-by: Zanxi Chen <chenzanxi@huaqin.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/67788 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Xuxin Xiong <xuxinxiong@huaqin.corp-partner.google.com> Reviewed-by: Jamie Chen <jamie.chen@intel.corp-partner.google.com> Reviewed-by: Henry Sun <henrysun@google.com> Reviewed-by: Maulik Vaghela <maulikvaghela@google.com> Reviewed-by: Aamir Bohra <aamirbohra@google.com>
Diffstat (limited to 'src/cpu')
0 files changed, 0 insertions, 0 deletions