aboutsummaryrefslogtreecommitdiff
path: root/src/cpu
diff options
context:
space:
mode:
authorPaul Menzel <paulepanter@users.sourceforge.net>2013-05-02 10:34:49 +0200
committerStefan Reinauer <stefan.reinauer@coreboot.org>2013-05-08 02:12:30 +0200
commitea23a6b23f2e15ed1805918d3b7105582f3789f0 (patch)
tree3c762c7b6b1b310465dba2d182ee7a6f9c34cd3b /src/cpu
parent703aa978aa6db915fbc7fa42e5ca79cf31f57505 (diff)
src/cpu/amd/agesa/Kconfig: Use tabs instead of spaces for alignment
Some entries still used spaces while others used tabulators[1]. Convert spaces to tabs to uniformly use tabs. ---------------------- 8< -------------- 8< ----------------------------- For all of the Kconfig* configuration files throughout the source tree, the indentation is somewhat different. Lines under a "config" definition are indented with one tab, while help text is indented an additional two spaces. [2] ---------------------- 8< -------------- 8< ----------------------------- [1] http://en.wikipedia.org/wiki/File:HollerithMachine.CHM.jpg [2] http://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git/tree/Documentation/CodingStyle?id=HEAD Change-Id: Iee80ad4a90e95b925afbb0c6adc563fa3a6503cf Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-on: http://review.coreboot.org/3173 Reviewed-by: Ronald G. Minnich <rminnich@gmail.com> Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/cpu')
-rw-r--r--src/cpu/amd/agesa/Kconfig14
1 files changed, 7 insertions, 7 deletions
diff --git a/src/cpu/amd/agesa/Kconfig b/src/cpu/amd/agesa/Kconfig
index 7b2f2eb903..37b376aa89 100644
--- a/src/cpu/amd/agesa/Kconfig
+++ b/src/cpu/amd/agesa/Kconfig
@@ -18,13 +18,13 @@
#
config CPU_AMD_AGESA
- bool
- default y if CPU_AMD_AGESA_FAMILY10
- default y if CPU_AMD_AGESA_FAMILY12
- default y if CPU_AMD_AGESA_FAMILY14
- default y if CPU_AMD_AGESA_FAMILY15
- default y if CPU_AMD_AGESA_FAMILY15_TN
- default n
+ bool
+ default y if CPU_AMD_AGESA_FAMILY10
+ default y if CPU_AMD_AGESA_FAMILY12
+ default y if CPU_AMD_AGESA_FAMILY14
+ default y if CPU_AMD_AGESA_FAMILY15
+ default y if CPU_AMD_AGESA_FAMILY15_TN
+ default n
select TSC_SYNC_LFENCE
select UDELAY_LAPIC