summaryrefslogtreecommitdiff
path: root/src/cpu
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2012-07-26 23:51:20 +0300
committerAnton Kochkov <anton.kochkov@gmail.com>2012-08-01 10:57:17 +0200
commit1ec5e744c63938aa75e80e8d7548d05e998660a2 (patch)
tree237dca4e11c4f549bf31aa3c5a8a4f584fe52fa7 /src/cpu
parent51676b14e8cfd5bbabf487f659f11704f17f6d0f (diff)
Intel Sandybridge: add reserved memory as resources
Reserved memory resources will get removed from memory table at the end of write_coreboot_table(), Change-Id: I02711b4be4f25054bd3361295d8d4dc996b2eb3e Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/1372 Tested-by: build bot (Jenkins) Reviewed-by: Anton Kochkov <anton.kochkov@gmail.com>
Diffstat (limited to 'src/cpu')
-rw-r--r--src/cpu/x86/mtrr/mtrr.c4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/cpu/x86/mtrr/mtrr.c b/src/cpu/x86/mtrr/mtrr.c
index fdc7aa6054..a061b54094 100644
--- a/src/cpu/x86/mtrr/mtrr.c
+++ b/src/cpu/x86/mtrr/mtrr.c
@@ -361,6 +361,10 @@ void set_var_mtrr_resource(void *gp, struct device *dev, struct resource *res)
return;
}
+ if (res->flags & IORESOURCE_IGNORE_MTRR) {
+ return;
+ }
+
if (!(res->flags & IORESOURCE_CACHEABLE))
return;