summaryrefslogtreecommitdiff
path: root/src/cpu
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2019-08-18 08:02:23 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2019-08-26 21:12:29 +0000
commitf0a3d444580a8dd80c6f8260be2fbd1448118faf (patch)
tree28a3d6912ef4da41732a066fa6a3bdb58e018c91 /src/cpu
parent101ef0b528461a3fb662db150b16607430a2bd94 (diff)
emulation/qemu-x86: Use common romstage code
This provides stack guards with checking and common entry into postcar. Change-Id: If0729721f0165187946107eb98e8bc754f28e517 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/34973 Reviewed-by: Patrick Rudolph <siro@das-labor.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/cpu')
-rw-r--r--src/cpu/qemu-x86/Makefile.inc4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/cpu/qemu-x86/Makefile.inc b/src/cpu/qemu-x86/Makefile.inc
index 8ddaa81227..6278f1b231 100644
--- a/src/cpu/qemu-x86/Makefile.inc
+++ b/src/cpu/qemu-x86/Makefile.inc
@@ -14,7 +14,11 @@
bootblock-y += cache_as_ram_bootblock.S
bootblock-y += bootblock.c
+
+romstage-y += ../intel/car/romstage.c
+
ramstage-y += qemu.c
+
subdirs-y += ../x86/mtrr
subdirs-y += ../x86/lapic
subdirs-y += ../x86/smm