summaryrefslogtreecommitdiff
path: root/src/cpu
diff options
context:
space:
mode:
authorMarshall Dawson <marshalldawson3rd@gmail.com>2021-05-06 16:08:09 -0600
committerMartin Roth <martinroth@google.com>2021-05-10 04:14:52 +0000
commit3e1943ec46d04aff01c7fc755ac371e33e7a2dcb (patch)
treeedef0c3bbdba72c95929b0835512b405ba631170 /src/cpu
parenta204cdf75b65c86f95cc9083e8a003baa3209071 (diff)
soc/amd/cezanne: Force resets to be cold
Cezanne must use cold resets. Change the warm reset request to always set TOGGLE_ALL_PWR_GOOD. And, since the bit is sticky across power cycles, set it early for good measure. BUG=b:184281092 TEST=Majolica successfully resets using 0xcf9 Signed-off-by: Marshall Dawson <marshalldawson3rd@gmail.com> Change-Id: I7d4ca5665335b20100a5c802d12d79c0d0597ad9 Reviewed-on: https://review.coreboot.org/c/coreboot/+/52982 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/cpu')
0 files changed, 0 insertions, 0 deletions